

2480 US.

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **61287133 A**

(43) Date of publication of application: **17.12.86**

(51) Int. Cl

H01L 21/60
H01L 23/52

(21) Application number: **60128711**

(22) Date of filing: **13.06.85**

(71) Applicant: **MATSUSHITA ELECTRIC IND CO LTD**

(72) Inventor: **KAGAWA KEIICHI**

(54) **MANUFACTURE OF SEMICONDUCTOR DEVICE**

(57) Abstract:

PURPOSE: To facilitate the processing while cutting down the production time per layer by a method wherein, while during a packaging process, the pad parts of each chip are exposed to lamination-bond each chip so that each chip may be laminated without increasing the bottom space of package.

CONSTITUTION: Silicon integrated circuit chips 1A, 1B, 1C with specific functions are respectively laminated to be bonded with one another. The bottom chip may be bonded to a die attachment 2 utilizing gold-silicon eutectic mixture or silver paste while the second and the third chips are preferably bonded with one another utilizing a bonding agent since they are not eutectic. The pad parts 3 of each chip coated with no bonding agent shall be exposed without fail to be wire-bonded on the necessary parts after the chips are laminated. A microcomputer can be produced very easily e.g. utilizing the chips 1A, 1B and 1C respectively as a large scale memory element, a central processing control element and a programming memory etc. Through these procedures, a semiconductor device with the maximum performance and high integration can be produced within

a short time saving the long time for producing the conventional three dimensional elements.

COPYRIGHT: (C)1986,JPO&Japio

